Read-Write Memories (RAM)

☐ STATIC (SRAM)

Data stored as long as supply is applied Large (6 transistors/cell)


Fast

Differential


□ DYNAMIC (DRAM)

Periodic refresh required Small (1-3 transistors/cell) Slower Single Ended

6-transistor CMOS SRAM Cell




CMOS SRAM Analysis (Read)



$$k_{n,\,M5}\!\!\left((V_{DD}-\Delta V-V_{Tn})V_{DSATn}-\frac{V_{DSATn}^2}{2}\right) = k_{n,\,M1}\!\!\left((V_{DD}-V_{Tn})\Delta V-\frac{\Delta V^2}{2}\right)$$


$$\Delta V \, = \, \frac{V_{DSATn} + CR(V_{DD} - V_{Tn}) - \sqrt{V_{DSATn}^2(1 + CR) + CR^2(V_{DD} - V_{Tn})^2}}{CR}$$

CMOS SRAM Analysis (Read)



$$CR = \frac{W_1/L_1}{W_5/L_5}$$


CMOS SRAM Analysis (Write)




$$k_{n,M6} \left((V_{DD} - V_{Tn}) V_{Q} - \frac{V_{Q}^{2}}{2} \right) = k_{p,M4} \left((V_{DD} - \left| V_{Tp} \right|) V_{DSATp} - \frac{V_{DSATp}^{2}}{2} \right)$$

$$V_{Q} = V_{DD} - V_{Tn} - \sqrt{\left(V_{DD} - V_{Tn}\right)^{2} - 2\frac{\mu_{p}}{\mu_{n}}PR\left(\left(V_{DD} - \left|V_{Tp}\right|\right)V_{DSATp} - \frac{V_{DSATp}^{2}}{2}\right)},$$


CMOS SRAM Analysis (Write)



6T-SRAM — Layout



Resistance-load SRAM Cell



Static power dissipation -- Want R $_{L}$ large Bit lines precharged to V_{DD} to address t_{p} problem

SRAM Characteristics

Table 12-2 Comparison of CMOS SRAM cells used in 1-Mbit memory (from [Takada91])

	Complementary CMOS	Resistive Load	TFT Cell
Number of transistors	6	4	4 (+2 TFT)
Cell size	58.2 μm ² (0.7-μm rule)	40.8 μm ² (0.7-μm rule)	41.1 μm ² (0.8-μm rule)
Standby current (per cell)	10 ⁻¹⁵ A	10 ⁻¹² A	10 ⁻¹³ A