

### **Power Dissipation**

© Digital Integrated Circuits<sup>2nd</sup>

## Where Does Power Go in CMOS?

Dynamic Power Consumption

**Charging and Discharging Capacitors** 

Short Circuit Currents

Short Circuit Path between Supply Rails during Switching

• Leakage

Leaking diodes and transistors

### **Dynamic Power Dissipation**



- Not a function of transistor sizes!
- Need to reduce  $C_L$ ,  $V_{dd}$ , and f to reduce power.

#### **Modification for Circuits with Reduced Swing**



$$\mathbf{E}_{0 \to 1} = \mathbf{C}_{L} \bullet \mathbf{V}_{dd} \bullet (\mathbf{V}_{dd} - \mathbf{V}_{t})$$

• Can exploit reduced swing to lower power (e.g., reduced bit-line swing in memory)

### **Adiabatic Charging**

Charging a capacitor



© Digital Integrated Circuits<sup>2nd</sup>

### **Adiabatic Charging**

$$V_{I} = RI + V_{c} = RC\frac{dv}{dt}^{c} + V_{c}$$



© Digital Integrated Circuits<sup>2nd</sup>

### Node Transition Activity and Power

• Consider switching a CMOS gate for N clock cycles

$$\mathbf{E}_{\mathbf{N}} = \mathbf{C}_{\mathbf{L}} \bullet \mathbf{V}_{\mathbf{d}\mathbf{d}}^{2} \bullet \mathbf{n}(\mathbf{N})$$

 $E_N$ : the energy consumed for N clock cycles n(N): the number of 0->1 transition in N clock cycles

$$P_{avg} = \lim_{N \to \infty} \frac{E_N}{N} \bullet f_{clk} = \left(\lim_{N \to \infty} \frac{n(N)}{N}\right) \bullet C_L \bullet V_{dd}^2 \bullet f_{clk}$$
$$\alpha_{0 \to 1} = \lim_{N \to \infty} \frac{n(N)}{N}$$

$$P_{avg} = \alpha_0 \rightarrow 1 \bullet C_L \bullet V_{dd}^2 \bullet f_{clk}$$

© Digital Integrated Circuits<sup>2nd</sup>



Goal: Minimize Energy of whole circuit

- Design parameters: f and V<sub>DD</sub>
- $tp \leq tpref$  of circuit with f=1 and  $V_{DD} = V_{ref}$

$$\begin{split} t_{p} &= t_{p0} \Biggl( \Biggl( 1 + \frac{f}{\gamma} \Biggr) + \Biggl( 1 + \frac{F}{f\gamma} \Biggr) \Biggr) \\ t_{p0} &\propto \frac{V_{DD}}{V_{DD} - V_{TE}} \end{split}$$

# Transistor Sizing (2)

**\Box** Performance Constraint ( $\gamma$ =1)

$$\frac{t_{p}}{t_{pref}} = \frac{t_{p0}}{t_{p0ref}} \frac{\left(2 + f + \frac{F}{f}\right)}{(3 + F)} = \frac{V_{DD}}{V_{ref}} \frac{V_{ref} - V_{TE}}{V_{DD} - V_{TE}} \frac{\left(2 + f + \frac{F}{f}\right)}{(3 + F)} = 1$$

Energy for single Transition

$$E = V_{DD}^2 C_{g1} [(1+\gamma)(1+f) + F]$$
$$\frac{E}{E_{ref}} = \left(\frac{V_{DD}}{V_{ref}}\right)^2 \left(\frac{2+2f+F}{4+F}\right)$$

## **Transistor Sizing (3)**

 $V_{DD}=f(f)$ 

 $E/E_{ref} = f(f)$ 



© Digital Integrated Circuits<sup>2nd</sup>

### **Short Circuit Currents**



1.0

2.0

3.0

4.0

5.0

© Digital Integrated Circuits<sup>2nd</sup>

#### How to keep Short-Circuit Currents Low?



Short circuit current goes to zero if  $t_{fall} >> t_{rise}$ , but can't do this for cascade logic, so ...

© Digital Integrated Circuits<sup>2nd</sup>

#### **Minimizing Short-Circuit Power**



- Keep the input and output rise/fall times the same (< 10% of Total Consumption) from [Veendrick84] (IEEE Journal of Solid-State Circuits, August 1984)
- If  $V_{dd} < V_{tn} + |V_{tp}|$  then short-circuit power can be *eliminated*!

© Digital Integrated Circuits<sup>2nd</sup>