


Propagation Delay


© Digital Integrated Circuits^{2nd}

CMOS Inverter Propagation Delay Approach 1




© Digital Integrated Circuits^{2nd}

CMOS Inverter Propagation Delay Approach 2




© Digital Integrated Circuits^{2nd}

CMOS Inverters



© Digital Integrated Circuits^{2nd}

Transient Response




© Digital Integrated Circuits^{2nd}


Design for Performance

Keep capacitances small
Increase transistor sizes
watch out for self-loading!
Increase V_{DD} (???)

Delay as a function of V_{DD}




Device Sizing




© Digital Integrated Circuits^{2nd}

NMOS/PMOS ratio



© Digital Integrated Circuits^{2nd}

Impact of Rise Time on Delay



© Digital Integrated Circuits^{2nd}