
# MOS Capacitances Dynamic Behavior




## **Dynamic Behavior of MOS Transistor**



© Digital Integrated Circuits<sup>2nd</sup>


# The Gate Capacitance



 $C_{gate} = \frac{\varepsilon_{ox}}{t_{ox}} WL$ 

© Digital Integrated Circuits<sup>2nd</sup>


# **Gate Capacitance**



<b>Operation Region</b>	$C_{gb}$	Cgs	$C_{gd}$		
Cutoff	$C_{ox}WL_{eff}$	0	0		
Triode	0	$C_{ox}WL_{eff}/2$	$C_{ox}WL_{eff}/2$		
Saturation	0	$(2/3)C_{ox}WL_{eff}$	0		

Most important regions in digital design: saturation and cut-off


#### **Gate Capacitance**



#### Capacitance as a function of VGS (with VDS = 0)


Capacitance as a function of the degree of saturation

### Measuring the Gate Cap




© Digital Integrated Circuits<sup>2nd</sup>

## **Diffusion Capacitance**



© Digital Integrated Circuits<sup>2nd</sup>

#### **Junction Capacitance**



© Digital Integrated Circuits<sup>2nd</sup>

### **Linearizing the Junction Capacitance**

Replace non-linear capacitance by large-signal equivalent linear capacitance which displaces equal charge over voltage swing of interest

$$C_{eq} = \frac{\Delta Q_j}{\Delta V_D} = \frac{Q_j(V_{high}) - Q_j(V_{low})}{V_{high} - V_{low}} = K_{eq}C_{j0}$$

$$K_{eq} = \frac{-\phi_0^m}{(V_{high} - V_{low})(1 - m)} [(\phi_0 - V_{high})^{1 - m} - (\phi_0 - V_{low})^{1 - m}]$$

© Digital Integrated Circuits<sup>2nd</sup>


# Capacitances in 0.25 µm CMOS process

	$C_{ m ox}$ (fF/ $\mu$ m <sup>2</sup> )	C <sub>o</sub> (fF/μm)	$C_j$ (fF/ $\mu$ m <sup>2</sup> )	<i>m</i> <sub>j</sub>	$egin{array}{c} \phi_b \ (\mathcal{V}) \end{array}$	C <sub>jsw</sub> (fF/µm)	m <sub>jsw</sub>	φ <sub>bsw</sub> (V)
NMOS	6	0.31	2	0.5	0.9	0.28	0.44	0.9
PMOS	6	0.27	1.9	0.48	0.9	0.22	0.32	0.9


# The Sub-Micron MOS Transistor

Threshold Variations
 Subthreshold Conduction
 Parasitic Resistances

#### **Threshold Variations**




# **Sub-Threshold Conduction**



© Digital Integrated Circuits<sup>2nd</sup>


# **Sub-Threshold** I<sub>D</sub> vs V<sub>GS</sub>


$$I_D = I_0 e^{\frac{qV_{GS}}{nkT}} \left( 1 - e^{-\frac{qV_{DS}}{kT}} \right)$$



© Digital Integrated Circuits<sup>2nd</sup>

# Sub-Threshold I<sub>D</sub> vs V<sub>DS</sub>







© Digital Integrated Circuits<sup>2nd</sup>

# Summary of MOSFET Operating Regions


- $\Box$  Strong Inversion  $V_{GS} > V_T$ 
  - Linear (Resistive)  $V_{DS} < V_{DSAT}$
  - Saturated (Constant Current)  $V_{DS} \ge V_{DSAT}$
- $\Box$  Weak Inversion (Sub-Threshold)  $V_{GS} \leq V_T$ 
  - Exponential in  $V_{GS}$  with linear  $V_{DS}$  dependence

### **Parasitic Resistances**





# Latch-up




(a) Origin of latchup

(b) Equivalent circuit

© Digital Integrated Circuits<sup>2nd</sup>

# **Future Perspectives**



#### 25 nm FINFET MOS transistor

© Digital Integrated Circuits<sup>2nd</sup>